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Abstract—This paper proposes a “quasi-synchronous” design
approach for signal processing circuits, in which timing violations
are permitted, but without the need for a hardware compensation
mechanism. The case of a low-density parity-check (LDPC)
decoder is studied, and a method for accurately modeling the
effect of timing violations at a high level of abstraction is
presented. The error-correction performance of code ensembles
is then evaluated using density evolution while taking into
account the effect of timing faults. Following this, several quasi-
synchronous LDPC decoder circuits based on the offset min-
sum algorithm are optimized, providing a 23%–40% reduction in
energy consumption or energy-delay product, while achieving the
same performance and occupying the same area as conventional
synchronous circuits.
I. INTRODUCTION
The time required for a signal to propagate through a
CMOS circuit varies depending on several factors. Some
of the variation results from physical limitations: the delay
depends on the initial and final charge state of the circuit.
Other variations are due to the difficulty (or impossibility) of
controlling the fabrication process and the operating conditions
of the circuit [2]. As process technologies approach atomic
scales, the magnitude of these variations is increasing, and
reducing the supply voltage to save energy increases the
variations even further [3].
The variation in propagation delay is a source of energy
inefficiency for synchronous circuits since the clock period
is determined by the worst delay. One approach to alleviate
this problem is to allow timing violations to occur. While this
would normally be catastrophic, some applications (in signal
processing or in error-correcting decoding, for example) can
tolerate a degradation in the operation of the circuit, either
because an approximation to the ideal output suffices, or
because the algorithm intrinsically rejects noise. This paper
proposes an approach to the design of systems that are tolerant
to timing violations. In particular we apply this approach to the
design of energy-optimized low-density parity-check (LDPC)
decoder circuits based on a state-of-the-art soft-input algorithm
and architecture.
Other approaches have been previously proposed to build
synchronous systems that can tolerate some timing violations.
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In better than worst-case (BTWC) [4] or voltage over-scaled
(VOS) circuits, a mechanism is added to the circuit to compen-
sate or recover from timing faults. One such method introduces
special latches that can detect timing violations, and can
trigger a restart of the computation when needed [5], [6]. Since
the circuit’s latency is increased significantly when a timing
violation occurs, this approach is only suitable for tolerating
small fault rates (e.g., 10−7) and for applications where the
circuit can be easily restarted, such as microprocessors that
support speculative execution.
In most signal processing tasks, it is acceptable for the out-
put to be non-deterministic, which creates more possibilities
for dealing with timing violations. A seminal contribution in
this area was the algorithmic noise tolerance (ANT) approach
[7], [8], which is to allow timing violations to occur in the
main processing block, while adding a separate reliable pro-
cessing block with reduced precision that is used to bound the
error of the main block, and provide algorithmic performance
guarantees. The downside of the ANT approach is that it relies
on the assumption that timing violations will first occur in
the most significant bits. If that is not the case, the precision
of the circuit can degrade to the precision of the auxiliary
block, limiting the scheme’s usefulness. For many circuits,
including some adder circuits [9], this assumption does not
hold. Furthermore, the addition of the reduced precision block
and of a comparison circuit increases the area requirement.
We propose a design methodology for digital circuits with
a relaxed synchronicity requirement that does not rely on
any hardware compensation mechanism. Instead, we provide
performance guarantees by re-analyzing the algorithm while
taking into account the effect of timing violations. We say
that such systems are quasi-synchronous. LDPC decoding
algorithms are good candidates for a quasi-synchronous imple-
mentation because their throughput and energy consumption
are limiting factors in many applications, and like other
signal processing algorithms, their performance is assessed in
terms of expected values. Furthermore, since the algorithm
is iterative, there is a possibility to optimize each iteration
separately, and we show that this allows for additional energy
savings.
The topic of unreliable LDPC decoders has been discussed
in a number of contributions. Varshney studied the Gallager-A
and the Sum-Product decoding algorithms when the computa-
tions and the message exchanges are “noisy”, and showed that
the density evolution analysis still applies [10]. The Gallager-
B algorithm was also analyzed under various scenarios [11]–
[13]. A model for an unreliable quantized Min-Sum decoder
was proposed in [14], which provided numerical evaluation
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2of the density evolution equations as well as simulations of
a finite-length decoder. Faulty finite-alphabet decoders were
studied in [15], where it was proposed to model the decoder
messages using conditional distributions that depend on the
ideal messages. The quantized Min-Sum decoder was also
analyzed in [16] for the case where faults are the result of
storing decoder messages in an unreliable memory. The spe-
cific case of faults caused by delay variations in synchronous
circuits is considered in [17], where a deviation model is
proposed for binary-output circuits in which a deviation occurs
probabilistically when the output of a circuit changes from one
clock cycle to the next, but cannot occur if the output does not
change. While none of these contributions explicitly consider
the relationship between the reliability of the decoder’s imple-
mentation and the energy it consumes, there have been some
recent developments in the analysis of the energy consumption
of reliable decoders. Lower bounds for the scaling of the
energy consumption of error-correction decoders in terms of
the code length are derived in [18], and tighter lower bounds
that apply to LDPC decoders are derived in [19]. The power
required by regular LDPC decoders is also examined in [20],
as part of the study of the total power required for transmitting
and decoding the codewords.
In this paper, we present a modeling approach that provides
an accurate representation of the deviations introduced in the
output of an LDPC decoder processing circuit in the presence
of occasional timing violations, while simultaneously measur-
ing its energy consumption. We introduce a weak symmetry
property for this model, and show that when it is satisfied,
the model can be used as part of a density evolution analysis
to evaluate the channel threshold and iterative performance
of the decoder affected by timing faults. We also present
experimental evidence showing that weak symmetry is sat-
isfied for the decoder circuits that we consider. Finally, we
show that under mild assumptions, the problem of minimizing
the energy consumption of a quasi-synchronous decoder can
be simplified to the energy minimization of a small test cir-
cuit, and present an approximate optimization method similar
to Gear-Shift Decoding [21] that finds sequences of quasi-
synchronous decoders that minimize decoding energy subject
to performance constraints. We note that subsequent to [1],
an energy optimization method for faulty LDPC decoders
was presented in [22]. Both methods look for a sequence
of operating conditions that minimize decoding energy, but
the method in [22] requires that the operating conditions be
ordered based on the message error probability that can be
achieved, which is not possible in general without knowing
the message distribution.
The remainder of the paper is organized as follows. Sec-
tion II reviews LDPC codes and describes the circuit architec-
ture of the decoder that is used to measure timing faults. Sec-
tion III presents the deviation model that represents the effect
of timing faults on the algorithm. Section IV then discusses
the use of density evolution and of the deviation model to
predict the performance of a decoder affected by timing faults.
Finally, Section V presents the energy optimization strategy
and results, and Section VI concludes the paper. Additional
details on the CAD framework used for circuit measurements
can be found in Appendix A, and Appendix B provides some
details concerning the simulation of the test circuits.
II. LDPC DECODING ALGORITHM AND ARCHITECTURE
A. Code and Channel
We consider a communication scenario where a sequence
of information bits is encoded using a binary LDPC code of
length n. The LDPC code described by an m×n binary parity-
check matrix H = [hj,i] consists of all length-n row vectors
v satisfying the equation vHT = 0. Equivalently, the code
can be described by a bipartite Tanner graph with n variable
nodes (VN) and m check nodes (CN) having an edge between
the i-th variable node and the j-th check node if and only if
hj,i 6= 0. We assume that the LDPC code is regular, which
means that in the code’s Tanner graph each variable node has
a fixed degree dv and each check node has a fixed degree dc.
Let us assume that the transmission takes place over
the binary-input additive white Gaussian noise (BIAWGN)
channel. A codeword x ∈ {−1, 1}n is transmitted through
the channel, which outputs the received vector y = x +
w, where w is a vector of n independent and identically
distributed (i.i.d.) zero-mean normal random variables with
variance σ2. We use xi and yi to refer to the input and
output of the channel at time i. The BIAWGN channel
has the property of being output symmetric, meaning that
φyi|xi (q | 1) = φyi|xi (−q | −1), and memoryless, meaning
that φy|x (q | r) =
∏n
i=1 φyi|xi (qi | ri). Throughout the pa-
per, φ(·) denotes a probability density function. The BIAWGN
channel can also be described multiplicatively as y = xz,
where z is a vector of i.i.d. normal random variables with
mean 1 and variance σ2.
Let the belief output µi of the channel at time i be given
by
µi =
αyi
σ2
, (1)
with α > 0. Note that if α = 2 then µi is a log-likelihood ratio.
Assuming that xi = 1 was transmitted, then µi has a normal
distribution with mean α/σ2 and variance α2/σ2. Writing ρ =
α/σ2, we see that µi is Gaussian with mean ρ and variance αρ,
that is, the distribution of µi is described by a single parameter
ρ. We call this distribution a one-dimensional (1-D) normal
distribution. The distribution of µi can also be specified using
other equivalent parameters, such as the probability of error
pe, given by
pe = P (µi < 0|xi = 1) = P (µi > 0|xi = −1)
=
1
2
erfc
(
1√
2σ2
)
=
1
2
erfc
(√
ρ
2α
)
, (2)
where erfc(·) is the complementary error function.
B. Decoding Algorithm
The well-known Offset Min-Sum (OMS) algorithm is a
simplified version of the Sum-Product algorithm that can
usually achieve similar error-correction performance. It has
been widely used in implementations of LDPC decoders [23]–
[25]. To make our decoder implementation more realistic and
3show the flexibility of our design framework, we present an
algorithm and architecture that support a row-layered message-
passing schedule. Architectures optimized for this schedule
have proven effective for achieving efficient implementations
of LDPC decoders [24]–[26]. Using a row-layered schedule
also allows the decoder to be pipelined to increase the circuit’s
utilization. In a row-layered LDPC decoder, the rows of the
parity-check matrix are partitioned into L sets called layers. To
simplify the description of the decoding algorithm, we assume
that all the columns in a given layer contain exactly one non-
zero element. This implies that L = dv . Note that codes with
at most one non-zero element per column and per layer can
also be supported by the same architecture, simply requiring
a modification of the way algorithm variables are indexed.
Let us define a set L` containing the indices of the rows
of H that are part of layer `, ` ∈ [1, L]. We denote by µ(t)i,j a
message sent from VN i to CN j during iteration t. and by λ(t)i,j
a message sent from CN j to VN i. It is also useful to refer
to the CN neighbor of a VN i that is part of layer `. Because
of the restriction mentioned above, there is exactly one such
CN, and we denote its index by J(i, `). Finally, we denote the
channel information corresponding to the i-th codeword bit by
µ
(0)
i , since it also corresponds to the first message sent by a
variable node i to all its neighboring check nodes.
The Offset Min-Sum algorithm used with a row-layered
message-passing schedule is described in Algorithm 1. In the
algorithm, N (j) denotes the set of indices corresponding to
VNs that are neighbors of a check node j, and Λi represents
the current sum of incoming messages at a VN i. The function
min1,2(S) returns the smallest and second smallest values in
the set S, C ≥ 0 is the offset parameter, and
sgn(x) =
{
1 if x ≥ 0,
−1 if x < 0.
C. Architecture
The Tanner graph of the code can also be used to represent
the computations that must be performed by the decoder. At
each decoding iteration, one message is sent from variable to
check nodes on every edge of the graph, and again from check
to variable nodes. We call a variable node processor (VNP)
a circuit block that is responsible for generating messages
sent by a variable node, and similarly a check node processor
(CNP) a circuit block generating messages sent by a check
node.
In a row-layered architecture in which the column weight
of layer subsets is at most 1, there is at most one message to
be sent and received for each variable node in a given layer.
Therefore VNPs are responsible for sending and receiving one
message per clock cycle. CNPs on the other hand receive and
send dc messages per clock cycle. At any given time, every
VNP and CNP is mapped respectively to a VN and a CN in the
Tanner graph. The routing of messages from VNPs to CNPs
and back can be posed as two equivalent problems. One can
fix the mapping of VNs to VNPs and of CNs to CNPs, and
find a permutation of the message sequence that matches VNP
outputs to CNP inputs, and another permutation that matches
Algorithm 1: OMS with a row-layered schedule.
input : {µ(0)1 , µ(0)2 , . . . , µ(0)n }
output: {xˆ1, xˆ2, . . . , xˆn}
1 begin
// Initialization
2 Λi ← µ(0)i , ∀i ∈ [1, n]
3 λ
(0)
i,j ← 0, ∀j ∈ [1,m], i ∈ N (j)
// Decoding
4 for t← 1 to T do
5 for `← 1 to L do
// VN to CN messages
6 µ
(t)
i,J(i,`) ← Λi − λ(t−1)i,J(i,`), ∀i
// CN to VN messages
7 for j ∈ L` do
8 [m1,m2]← min1,2({|µ(t)i,j | : i ∈ N (j)})
9 m1 ← max(0,m1 − C)
10 m2 ← max(0,m2 − C)
11 sT ←∏i∈N (j) sgn(µ(t)i,j )
12 for i ∈ N (j) do
13 si ← sT · sgn(µ(t)i,j )
14 if |µ(t)i,j | = m1 then λ(t)i,j ← si ·m2
15 else λ(t)i,j ← si ·m1
// VN update
16 Λi ← µ(t)i,J(i,`) + λ(t)i,J(i,`), ∀i
// VN decision
17 for i ∈ {1, 2, . . . , n} do
18 if Λi > 0 then xˆi ← 1
19 else if Λi < 0 then xˆi ← −1
20 else xˆi ← 1 or − 1 with equal probability
CNP outputs to VNP inputs. Alternatively, if VNPs process
only one message at a time, one can fix the connections
between VNPs and CNPs, and choose the assignment of VN to
VNPs to achieve correct message routing. We choose the later
approach because it allows studying the computation circuit
without being concerned by the routing of messages.
The number of CNPs instantiated in the decoder can be
adjusted based on throughput requirements from 1 to m/L (the
number of rows in a layer). As the number of CNPs is varied,
the number of VNPs will vary from dc to n. An architecture
diagram showing one VNP and one CNP is shown in Fig. 1. In
reality, a CNP is connected to dc− 1 additional VNPs, which
are not shown. The memories storing the belief totals Λi and
the intrinsic beliefs λ(t)i,j are also not shown. The part of the
VNP responsible for sending a message to the CNP is called
VNP front and the part responsible for processing a message
received from a CNP is called the VNP back. The VNP front
and back do not have to be simultaneously mapped to the
same VN. This allows to easily vary the number of pipeline
stages in the VNPs and CNPs. Fig. 1 shows the circuit with
two pipeline stages.
Messages exchanged in the decoder are fixed-point num-
bers. The position of the binary point does not have an impact
on the algorithm, and therefore the messages sent by VNs
in the first iteration can be defined as rounding the result of
(1) to the nearest integer, while choosing a suitable α. The
number of bits in the quantization, the scaling factor α, and
the OMS offset parameter are chosen based on a density evo-
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Fig. 2. Logic blocks used in the MIN1,2 unit.
lution analysis of the algorithm (described in Section IV). We
quantize decoder messages to 6 bits, which yields a decoder
with approximately the same channel threshold as a floating-
point decoder under a standard fault-free implementation.
In order to analyze a circuit that is representative of state-
of-the-art architectures, we use an optimized architecture for
finding the first two minima in each CNP. Our architecture is
inspired by the “tree structure” approach presented in [27], but
requires fewer comparators. Each pair of CNP inputs is first
sorted using the Sort block shown in Fig. 2a. These sorted
pairs are then merged recursively using a tree of Merge blocks,
shown in Fig. 2b. If the number of CNP inputs is odd, the
input that cannot be paired is fed directly into a special merge
block with 3 inputs, which can be obtained from the 4-input
Merge block by removing the min2b input and the bottom
multiplexer.
Note that it is possible that changes to the architecture
could increase or decrease the robustness of the decoder (see
e.g. [28]), but this is outside the scope of this paper.
III. DEVIATION MODEL
A. Quasi-Synchronous Systems
We consider a synchronous system that permits timing
violations without hardware compensation, resulting in what
we call a quasi-synchronous system. Optimizing the energy
consumption of these systems requires an accurate model of
the impact of timing violations, and of the energy consump-
tion. We propose to achieve this by characterizing a test circuit
that is representative of the complete circuit implementation.
The term deviation refers to the effect of circuit faults on
the result of a computation, and the deviation model is the
bridge between the circuit characterization and the analysis
of the algorithm. We reserve the term error for describing
the algorithm, in the present case to refer to the incorrect
detection of a transmitted symbol. A timing violation occurs in
the circuit when the propagation delay between the input and
output extends beyond a clock period. Modeling the deviations
introduced by timing violations is challenging because they
not only depend on the current input to the circuit, but also
on the state of the circuit before the new input was applied.
In general, timing violations also depend on other dynamic
factors and on process variations.
In this paper, we focus on the case where the output of
the circuit is entirely determined by the current and previous
inputs of the circuit, and by the nominal operating condition
of the circuit. We denote by Γ the set of possible operating
conditions, represented by vectors of parameters, and by γ ∈ Γ
a particular operating condition. For example, an operating
condition might specify the supply voltage and clock period
used in the circuit. We assume that all the parameters specified
by γ are deterministic.
B. Computation Model
As described in Section II-C, we consider a decoder com-
posed of a processing unit (shown in Fig. 1) that computes
all messages to and from one check node in each clock
cycle. Since the circuit is synchronous, we can represent the
computations in terms of a discrete-time system. Let Xk be the
input at clock cycle k. When timing violations are allowed to
occur, the corresponding1 circuit output Zk can be expressed
as Zk = g(Xk, Sk), where Sk represents the state of the
circuit at the beginning of cycle k, and g is some deterministic
function. By definition, the state Sk depends on the previous
input Xk−1, but not on Xk.
The computations required to perform one decoding iter-
ation can be represented using a computation tree, which
models the generation of a VN-to-CN message in terms of
messages µ(t) sent in the previous iteration. There are (dv−1)
check nodes in the tree. Each of these check nodes receives
(dc − 1) messages from neighboring variable nodes, and
generates a message sent to the one VN whose message was
excluded from the computation. This VN then generates an
extrinsic message based on the channel prior µ(0)i and on the
messages received from neighboring check nodes. An example
of a computation tree is shown within the dashed box in
Fig. 3a. In this paper, we assume that messages are updated
using a flooding schedule, or in other words, that all messages
µ(t) at the left of the tree are identically distributed.
1The circuit could require one or several clock cycles to generate the first
output, but this is irrelevant to the characterization of the computation.
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Fig. 3. Computation tree combined with the deviation model.
Evaluating the computation tree requires (dv − 1) uses of
a processor, but the number of processors implemented in the
decoder, and the way they are mapped to nodes of the Tanner
graph can affect the modeling of deviations. Since a processor
performs a parallel check node computation, Xk and Zk are
associated with dc distinct VNs. Let Vk denote the set of
VNs associated with the processor during cycle k. Let us first
assume that a processor is always mapped to distinct VNs in
consecutive clock cycles, i.e. for any processor,
Vk ∩ Vk−1 = ∅. (3)
Then, Xk and Xk−1 are independent, and if they belong to the
same decoding iteration, they are also identically distributed.
As a result, Xk and Sk are also independent. At the output
of the processor, Zk and Zk−1 are not independent since
they both depend on Xk−1. However, if (3) holds, messages
received at a particular VN are guaranteed to have been
generated in non-consecutive clock cycles, and it is therefore
reasonable to consider only the marginal distribution of Zk.
We now briefly describe some decoder architectures in
which (3) holds. One possible architecture consists in imple-
menting a single processor. Neglecting the circuit’s latency,
the processor would therefore be reused for m/L cycles to
compute each layer, and for m cycles to perform one iteration.
If we assume that the parity-check matrix contains at most one
non-zero element per column and per layer, (3) clearly holds
for cycles that belong to the same layer. Furthermore, since the
order in which CNs are processed can be chosen arbitrarily,
it can easily be chosen to ensure that (3) also holds when
starting a new layer. Another architecture of particular interest
is one that instantiates m/L processors to achieve maximum
parallelism. In this case, each processor is used once in each
layer. This type of architecture is often used with quasi-cyclic
parity-check matrices composed of cyclically shifted identity
sub-matrices. In this case, (3) holds as long as the shift indices
used in two consecutive layers are different.
For convenience, we choose to represent the effect of
deviations at the output of the computation tree. The properties
that have been established for the processors continue to apply
when these processors are used to evaluate a computation tree,
since this corresponds to the normal operation of the decoder
that was just discussed. Therefore, reusing the previous no-
tation, we can write µ(t+1)i,j = g(Xk, Sk), where µ
(t+1)
i,j is
a VN-to-CN message that will be sent in the next iteration,
and Sk now represents the combined state of the processors
that are used to evaluate the tree. Defining µ(t) as a vector
containing all the VN-to-CN messages that form the input of
the computation tree, Xk becomes the concatenation of µ(t)
with µ(0)i .
C. Deviation Model
We have seen above that a decoder message µ(t+1)i,j can
be expressed as a function of the messages µ(t) received
by the neighboring check nodes in the previous iteration
and of the state of the processing circuit. To separate the
deviations from the ideal operation of the decoder, it is helpful
to decompose a decoding iteration into the ideal computation,
followed by a transmission through a deviation channel. This
model is shown in Fig. 3a, where ν(t+1)i,j is the message that
would be sent from variable node i to check node j during
iteration t + 1 if no deviations had occurred during iteration
t. For the first messages sent in the decoder at t = 0, the
computation circuits are not used and therefore no deviation
can occur, and we simply have µ(0)i,j = ν
(0)
i,j . Since we neglect
correlations in successive circuit outputs, the deviation channel
is memoryless.
Unlike typical channel models where the noise is indepen-
dent from other variables in the system, the deviation D(t)i,j is a
function of the current circuit input Xk and of the current state
Sk. Fig. 3b illustrates the dependencies between the random
variables involved in the computation tree. Assuming a fixed
distribution for µ(t) and Sk, φ(µ
(t+1)
i,j ) can be determined by
marginalizing the joint distribution of xi, zi, µ(t), Sk, and
µ
(t+1)
i,j , which in practice can be done using a Monte-Carlo
simulation of a test circuit that implements the computation
tree (such a simulation is discussed in more details in Ap-
pendix B). However, directly measuring φ(µ(t+1)i,j ) makes it
difficult to extend the model to handle different input distri-
butions. Instead, we propose a deviation model that retains
conditional dependencies on the ideal message ν(t+1)i,j and on
the transmitted bit xi. We note that a similar model that did not
include xi was also used in [15]. The deviation model is thus
expressed as the conditional distribution φ(µ(t+1)i,j |ν(t+1)i,j , xi).
Using the ideal message as a model parameter rather than Xk
has the advantage of reducing the complexity of the model, but
also of limiting the error when the model is used with other
input distributions, as discussed in the following subsection.
6D. Generalized Deviation Model
The deviation model introduced in Section III-C requires
µ(t) and Sk to have fixed distributions, but these distributions
change at every decoding iteration. Furthermore, because the
message distribution depends on the transmitted codeword, the
deviation model also depends on the transmitted codeword.
Under the assumption that Xk and Xk−1 are i.i.d., φ(Sk) is
a function of φ(µ(t)i,j ), and it is thus sufficient to consider the
evolution of φ(µ(t)i,j ).
Let us first assume that the transmitted codeword is fixed.
In this case, the message distribution φ(µ(t)i,j ) depends on the
channel noise, on the iteration index t, and on the operating
conditions of the circuit. Since the messages are affected by
deviations for t > 0, only φ(µ(0)i,j ) is known a priori. An
obvious way to measure deviations for all decoding iterations
is to determine φ(µ(1)i,j ) using the known φ(µ
(0)
i,j ), and to repeat
the process for each subsequent decoding iteration. However,
the resulting deviation model is of limited interest, since it
depends on the specific message distributions in each iteration.
To generate a model that is independent of the iterative
progress of the decoder, we first approximate φ(µ(t)i,j ) as a
1-D Normal distribution with error rate parameter p(t)e chosen
such that
p(t)e = P(xiµ
(t)
i,j < 0) +
1
2
P(µ(t)i,j = 0). (4)
This also provides us with an implicit parametrization of φ(Sk)
in terms of p(t)e . Note that while φ(µ
(0)
i,j ) does correspond
exactly to a 1-D Normal distribution, this is not necessarily
the case after the first iteration. However, the approximation
is only used to characterize deviations, and exact distribu-
tions can still be used to characterize messages. Therefore,
φ(ν
(t+1)
i,j ) can be determined exactly, and the impact of the
approximation remains small as long as P(µ(t+1)i,j 6= ν(t+1)i,j )
is small. In fact, combining a density evolution based on
exact distributions with a deviation model generated using
1-D Normal distributions leads to very accurate bit error rate
predictions in practice [29].
To evaluate φ(µ(t)i,j ), we must also consider that devia-
tions depend on the operating condition γ. Once (p(t)e , γ) is
specified, φ(µ(t)i,j ) is uniquely determined by the synthesized
circuit, and in order to retain the ability to represent arbitrary
circuits, we make no assumption on the distribution and simply
characterize it as an arbitrary conditional probability mass
function (PMF). We therefore obtain a model consisting of
a family of non-parametric conditional PMFs denoted as
φ(p
(t)
e ,γ)
(
µ
(t+1)
i,j
∣∣∣ ν(t+1)i,j , xi) , (5)
where (p(t)e , γ) are the family parameters. However, we gener-
ally omit the (p(t)e , γ) superscript to simplify the notation. In
practice, (5) is constructed by performing several Monte-Carlo
simulations of the circuit implementation of the computation
tree in Fig. 3 for various p(t)e values and for all operating
conditions γ ∈ Γ. Interpolation is then used to obtain a
continuous model in p(t)e . While measuring deviations, we
also record the switching activity in the circuit, which is then
used to construct an energy model that depends on γ and p(t)e ,
denoted as cγ(p
(t)
e ) (where c stands for “cost”).
To use the model, we first use (4) to determine the error
rate parameter p(t)e corresponding to the arbitrary message
distribution φ(µ(t)i,j ) at the beginning of the iteration, and we
then retrieve the appropriate conditional PMF based on p(t)e
and on the operating condition γ. This conditional PMF then
informs us of the statistics of deviations that occur at the end
of the iteration, that is on messages sent in iteration t+ 1.
As mentioned above, since φ(µ(t)i,j ) depends on the trans-
mitted codeword, this is also the case of φ(Sk) and of
the deviation distributions. We show in Section IV that the
codeword dependence is entirely contained within the devia-
tion model and does not affect the analysis of the decoding
performance, as long as the decoding algorithm and deviation
model satisfy certain properties. Nonetheless, we would like
to obtain a deviation model that does not depend on the
transmitted codeword. This can be done when the objective
is to predict the average performance of the decoder, rather
than the performance for a particular codeword, since it is
then sufficient to model the average behavior of the decoder.
For the case where all codewords have an equal probability
of being transmitted, we propose to perform the Monte-Carlo
deviation measurements by randomly sampling transmitted
codewords. This approach is supported by the experimental
results presented in [29], which show that a deviation model
constructed in this way can indeed accurately predict the
average decoding performance.
IV. PERFORMANCE ANALYSIS
A. Standard Analysis Methods for LDPC Decoders
Density evolution (DE) is the most common tool used
for predicting the error-correction performance of an LDPC
decoder. The analysis relies on the assumption that messages
passed in the Tanner graph are mutually independent, which
holds as the code length goes to infinity [30]. Given the
channel output probability distribution and the probability
distribution of variable node to check node messages at the
start of an iteration, DE computes the updated distribution
of variable node to check node messages at the end of the
decoding iteration. This computation can be performed itera-
tively to determine the message distribution after any number
of decoding iterations. The validity of the analysis rests on
two properties of the LDPC decoder. The first property is the
conditional independence of errors, which states that the error-
correction performance of the decoder is independent from the
particular codeword that was transmitted. The second property
states that the error-correction performance of a particular
LDPC code concentrates around the performance measured
on a cycle-free graph, as the code length goes to infinity.
Both properties were shown to hold in the context of reliable
implementations [30]. It was also shown that the conditional
independence of errors always holds when the channel is
output symmetric and the decoder has a symmetry property.
We can define a sufficient symmetry property of the decoder
in terms of a message-update function Fi,j that represents one
complete iteration of the (ideal) decoding algorithm. Given
7a vector of all the messages µ(t) sent from variable nodes
to check nodes at the start of iteration t and the channel
information ν(0)i associated with variable node i, Fi,j returns
the next ideal message to be sent from a variable node i to a
check node j: ν(t+1)i,j = Fi,j
(
µ(t), ν
(0)
i
)
.
Definition 1. A message-update function Fi,j is said to be
symmetric with respect to a code C if
Fi,j
(
µ(t), ν
(0)
i
)
= xiFi,j
(
xµ(t), xiν
(0)
i
)
for any µ(t), any ν(0)i , and any codeword x ∈ C.
In other words, a decoder’s message-update function is
symmetric if multiplying all the VN-to-CN belief messages
sent at iteration t and the belief priors by a valid codeword
x ∈ C is equivalent to multiplying the next messages sent at
iteration t+1 by that same codeword. Note that the symmetry
condition in Definition 1 is implied by the check node and
variable node symmetry conditions in [30, Def. 1].
B. Applicability of Density Evolution
In order to use density evolution to predict the performance
of long finite-length codes, the decoder must satisfy the two
properties stated in Section IV-A, namely the conditional
independence of errors and the convergence to the cycle-
free case. We first present some properties of the decoding
algorithm and of the deviation model that are sufficient to
ensure the conditional independence of errors.
Using the multiplicative description of the BIAWGN chan-
nel, the vector received by the decoder is given by y = xz
when a codeword x is transmitted, or by y = z when the all-
one codeword is transmitted. In a reliable decoder, messages
are completely determined by the received vector, but in a
faulty decoder, there is additional randomness that results from
the deviations. Therefore, we represent messages in terms of
conditional probability distributions given xz. Since we are
concerned with a fixed-point circuit implementation of the
decoder, we can assume that messages are integers from the
set {−Q,−Q+1, . . . , Q}, where Q > 0 is the largest message
magnitude that can be represented.
Definition 2. We say that a message distribution
φµi,j |y(µ|xz) is symmetric if
φµi,j |y (µ | xz) = φµi,j |y (xiµ | z) .
If a message has a symmetric distribution, its error probabil-
ity as defined in (4) is the same whether xz or z is received.
Similarly to the results presented in [15], we can show that
the symmetry of message distributions is preserved when the
message-update function is symmetric.
Lemma 1. If Fi,j is a symmetric message-update function and
if µ(0)i and µ
(t)
i,j have symmetric distributions for all (i, j), the
next ideal messages ν(t+1)i,j also have symmetric distributions.
Proof. We can express the distribution of the next ideal
message from VN i to CN j as
φ
ν
(t+1)
i,j |y
(ν | xz) =∑
(µ,µ
(0)
i )∈R
φµ(t)|y(µ | xz) φµ(0)i |y
(
µ
(0)
i
∣∣∣ xz) , (6)
where R =
{
(µ, µ
(0)
i ) : Fi,j
(
µ, µ
(0)
i
)
= ν
}
.
Assuming that the elements of the VN-to-CN message
vector µ(t) are independent and that each µ(t)i,j has a symmetric
distribution,
φµ(t)|y(µ | xz) =
∏
k
φ
µ
(t)
k |y
(µk | xz)
=
∏
k
φ
µ
(t)
k |y
(xkµk | z)
= φµ(t)|y(xµ | z) ,
and since the channel output µ(0)i also has a symmetric
distribution,
φ
µ
(0)
i |y
(
µ
(0)
i
∣∣∣ xz) = φµ(0)i |y(xiµ(0)i ∣∣∣ z) .
Therefore, we can rewrite (6) as
φ
ν
(t+1)
i,j |y
(ν | xz) =∑
(µ,µ
(0)
i )∈R
φµ(t)|y(xµ | z) φµ(0)i |y
(
xiµ
(0)
i
∣∣∣ z) . (7)
Finally, letting µ′ = xµ(t) and ν′i = xiµ
(0)
i , (7) becomes
φ
ν
(t+1)
i,j |y
(ν | xz) =
∑
(µ′,ν′i)∈R′
φµ(t)|y(µ
′ | z) φ
µ
(0)
i |y
(ν′i | z) ,
where R′ = {(µ′, ν′i) : Fi,j(xµ′, xiν′i) = ν}. Since Fi,j is
symmetric, we can also express R′ as
R′ = {(µ′, ν′i) : Fi,j(µ′, ν′i) = xiν} ,
and therefore,
φ
ν
(t+1)
i,j |y
(xiν | z) =
∑
(µ′,ν′i)∈R′
φµ(t)|y(µ
′ | z) φ
µ
(0)
i |y
(ν′i | z)
= φ
ν
(t+1)
i,j |y
(ν | xz) ,
indicating that the next ideal messages have symmetric distri-
butions.
To establish the conditional independence of errors under
the proposed deviation model, we first define some properties
of the deviation.
Definition 3. We say that the deviation model is symmetric if
φ
µ
(t)
i,j |ν(t)i,j ,y
(µ | ν,xz) = φ
µ
(t)
i,j |ν(t)i,j ,y
(µ | ν, z)
= φ
µ
(t)
i,j |ν(t)i,j ,y
(−µ | −ν, z) .
Definition 4. We say that the deviation model is weakly
symmetric (WS) if
φ
µ
(t)
i,j |ν(t)i,j ,y
(µ | ν,xz) = φ
µ
(t)
i,j |ν(t)i,j ,y
(xiµ | xiν, z) .
8Note that if the model satisfies the symmetry condition,
it also satisfies the weak symmetry condition, since xi ∈
{−1, 1}. We then have the following Lemma.
Lemma 2. If a decoder having a symmetric message-update
function and taking its inputs from an output-symmetric com-
munication channel is affected by weakly symmetric devia-
tions, its message error probability at any iteration t ≥ 0 is
independent of the transmitted codeword.
Proof. Similarly to the approach used in [31, Lemma 4.90]
and [10], we want to show that the probability that messages
are in error is the same whether xz or z is received. This is the
case if the faulty messages µ(t)i,j have a symmetric distribution
for all t ≥ 0 and all (i, j).
Since the communication channel is output symmetric and
since no deviations can occur before the first iteration, mes-
sages µ(0)i,j = ν
(0)
i,j have a symmetric distribution. We proceed
by induction to establish the symmetry of the messages for
t > 0. We start by assuming that
φ
ν
(t)
i,j |y
(ν | xz) = φ
ν
(t)
i,j |y
(xiν | z) (8)
also holds for t > 0.
Using Definition 4 and (8), we can write the faulty message
distribution as
φ
µ
(t)
i,j |y
(µ | xz) =
Q∑
ν=−Q
φ
µ
(t)
i,j |y
(µ | ν,xz)φ
ν
(t)
i,j |y
(ν | xz)
=
Q∑
ν=−Q
φ
µ
(t)
i,j |y
(xiµ | xiν, z)φν(t)i,j |y (xiν | z)
=
xiQ∑
ν′=−xiQ
φ
µ
(t)
i,j |y
(xiµ | ν′, z)φν(t)i,j |y (ν
′ | z)
=
Q∑
ν′=−Q
φ
µ
(t)
i,j |y
(xiµ | ν′, z)φν(t)i,j |y (ν
′ | z)
= φ
µ
(t)
i,j |y
(xiµ | z) .
where the third equality is obtained using the substitution
ν′ = xiν. We conclude that the faulty messages have a
symmetric distribution. Finally, since the decoder’s message-
update function is symmetric, Lemma 1 confirms the induction
hypothesis in (8).
The last remaining step in establishing whether density evo-
lution can be used with a decoder affected by WS deviations
is to determine whether the error-correction performance of
a code concentrates around the cycle-free case. The property
has been shown to hold in [10] (Theorems 2, 3 and 4) for
an LDPC decoder affected by “wire noise” and “computation
noise”. The wire noise model is similar to our deviation model,
in the sense that the messages are passed through an additive
noise channel, and that the noise applied to one message is
independent of the noise applied to other messages. The proof
presented in [10] only relies on the fact that the wire noise
applied to a given message can only affect messages that are
included in the directed neighborhood of the edge where it is
applied, where the graph direction refers to the direction of
message propagation. This clearly also holds in the case of
our deviation model, and therefore the proof is the same.
Since the message error probability is independent of the
transmitted codeword, and furthermore concentrates around
the cycle-free case, density evolution can be used to determine
the error-correction performance of a decoder perturbed by
our deviation model, as long as the deviations are weakly
symmetric. It is important to note that as discussed in Sec-
tion III-D, the deviation model itself still depends on the
transmitted codeword. However, given a weakly symmetric
deviation model, density evolution can be used to determine
the decoder’s performance. The hope is that in practice, only
a single (or a few) deviation models are required to represent
the deviations for all codewords, and indeed one model is
sufficient to obtain accurate predictions in the experiment
of [29].
C. Deviation Examples
As described in Section III-D, we collect deviation measure-
ments from the test circuits by inputting test vectors represent-
ing random codewords, and distributed according to several
p
(t−1)
e values. We then generate estimates of the conditional
PMFs in (5). It is interesting to visualize the distributions using
an aggregate measure such as the probability of observing a
non-zero deviation
pnz(ν
(t)
i,j , xi) = P
(p(t−1)e ,γ)
(
µ
(t)
i,j 6= ν(t)i,j
∣∣∣ ν(t)i,j , xi) . (9)
These conditional probabilities are shown for a (3, 30) circuit
in Fig. 4. When xi = 1, positive belief values indicate a
correct decision, whereas when xi = −1, negative belief
values indicate a correct decision. We can see that in this
example, deviations are more likely when the belief is in-
correct than when it is correct, and therefore a symmetric
deviation model is not consistent with these measurements. On
the other hand, there is a sign symmetry between the “correct”
part of the curves, and between the “incorrect” parts, that is
pnz(ν
(t)
i,j , 1) ≈ pnz(−ν(t)i,j ,−1), and for this reason a weakly
symmetric model is consistent with the measurements. Note
that the slight jaggedness observed for incorrect belief values
of large magnitude in the p(t−1)e = 0.008 curves is due to the
fact that these νi,j values occur only rarely. For the largest
incorrect νi,j values, only about 100 deviation events are
observed for each point, despite the large number of Monte-
Carlo (MC) trials.
Figure 5 shows a similar plot for a (3, 6) circuit. In this case,
pnz(ν
(t)
i,j , xi) ≈ pnz(−ν(t)i,j , xi), and a symmetric deviation
model could be appropriate. Of course, since it is more
general, a WS model is also appropriate.
Under the assumption that deviations are weakly symmetric,
we have
φ
µ
(t)
i,j |ν(t)i,j ,xi
(µ | ν, 1) = φ
µ
(t)
i,j |ν(t)i,j ,xi
(−µ | −ν,−1) .
Therefore, we can combine the xi = 1 and xi = −1 data
generated by the MC simulation to improve the accuracy of
the estimated PMFs. To determine the validity of the WS
assumption in a systematic way, we can generate an error
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Fig. 4. Non-zero deviation probability given ν(t)i,j and xi at two p
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e values,
measured on a (3, 30) circuit operated at Vdd = 0.75V and Tclk = 3.2 ns.
3 · 108 decoding iteration trials were performed for each p(t−1)e value. The
total number of non-zero deviation events observed is 4,115,229 at p(t−1)e =
0.015, and 10,071,810 at p(t−1)e = 0.008.
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total number of non-zero deviation events observed is 2,524,601 at p(t−1)e =
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metric by applying the WS assumption to one half of the
simulation data to predict the other half. For all the circuits
and operating conditions considered, the mean squared error
of the predicted PMFs remains below 10−3.
Let pL and pH be respectively the smallest and largest
p
(t−1)
e values for which the deviations have been characterized.
We can generate a conditional PMF for any p(t−1)e ∈ [pL, pH ]
by interpolating from the nearest PMFs that have been mea-
sured. We choose pH ≥ p(0)e to make sure that the first
iteration’s deviation is within the characterized range. Because
messages in the decoder are saturated once they reach the
largest magnitude that can be represented, and since messages
are represented in the CNP in sign & magnitude format,
the circuit’s switching activity decreases when the message
error probability becomes very small. Since timing faults
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Fig. 6. Examples of projected DE curves (solid lines) and energy curves
(dashed lines) for rate 0.5 ensembles with dv ∈ {3, 4, 5}, and p(0)e = 0.09.
cannot occur when the circuit does not switch, we can expect
deviations to be equally or less likely at p(t−1)e values below
pL. Therefore, to define the deviation model for p
(t−1)
e < pL,
we make the pessimistic assumption that the deviation PMF
remains the same as for p(t−1)e = pL.
D. DE and Energy Curves
We evaluate the progress of the decoder affected by timing
violations using quantized density evolution [32]. For the
Offset Min-Sum algorithm, a DE iteration can be split into
the following steps: 1-a) evaluating the distribution of the CN
minimum, 1-b) evaluating the distribution of the CN output,
after subtracting the offset, 2) evaluating the distribution of the
ideal VN-to-CN message, and 3) evaluating the distribution of
the faulty VN-to-CN messages. Step 1-a is given in [16], while
the others are straightforward. In the context of DE, we write
the message distribution as pi(t) = φ(µ(t)i,j |xi = 1), and the
channel output distribution as pi(0) = φ(µ(0)i |xi = 1). We
write a DE iteration as pi(t+1) = fγ(pi(t),pi(0)).
As mentioned in Section III-D, the energy consumption
is modeled in terms of the message error probability and
of the operating condition, and denoted cγ(p
(t)
e ). As for the
deviation model, we use interpolation to define cγ(p
(t)
e ) for
p
(t)
e ∈ [pL, pH ], and assume that cγ(p(t)e ) = cγ(pL) for
p
(t)
e < pL. To display fγ(pi(t),pi(0)) and cγ(p
(t)
e ) on the same
plot, we project pi(t) onto the message error probability space.
Several regular code ensembles were evaluated, with rates
1
2 and
9
10 . Fig. 6 shows examples of projected DE curves and
energy curves for rate- 12 code ensembles with dv ∈ {3, 4, 5}
and various operating conditions. The energy is measured
as described in Appendix A and corresponds to one use of
the test circuit (shown in Fig. 8). The nominal operating
condition is Vdd = 1.0 V, Tclk = 2.0 ns and therefore these
curves correspond to a reliable implementation. With a reliable
implementation, these ensembles have a channel threshold of
p
(0)
e ≤ 0.12 for the (3, 6) ensemble, p(0)e ≤ 0.11 for (4, 8),
and p(0)e ≤ 0.09 for (5, 10). We use p(0)e = 0.09 for all the
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Fig. 7. Examples of projected DE curves (solid lines) and energy curves
(dashed lines) for the (3, 30) and (4, 40) ensembles (rate 0.9), with p(0)e =
0.015.
curves shown in Fig. 6 to allow comparing the ensembles.
As can be expected, a larger variable node degree results in
faster convergence towards zero error rate, and it is natural to
ask whether this property might provide greater fault tolerance
and ultimately better energy efficiency. This is discussed in
Section V-D.
Fig. 7 is a similar plot for the (3, 30) and (4, 40) ensembles.
The channel threshold of both ensembles is approximately
p
(0)
e ≤ 0.019. For these curves, the nominal operating con-
dition is Vdd = 1.0 V and Tclk = 3 ns. As we can see, the
energy consumption per iteration of the (4, 40) decoder is
roughly double that of the (3, 30) decoder. We note that in the
case of the (3, 30) ensemble, the reliable decoder stops making
progress at an error probability of approximately 10−8. This
floor is the result of the message saturation limit chosen for
the circuit.
V. ENERGY OPTIMIZATION
A. Design Parameters
As in a standard LDPC code-decoder design, the first
parameter to be optimized is the choice of code ensemble.
In this paper we restrict the discussion to regular codes, and
therefore we need only to choose a degree pair (dv, dc), where
R = 1 − dv/dc is the design rate of the code. For a fixed
R, we can observe that both the energy consumption and the
circuit area of the decoding circuit grow rapidly with dv , and
therefore it is only necessary to consider a few of the lowest
dv values.
Besides the choice of ensemble, we are interested in finding
the optimal choice of operating parameters for the quasi-
synchronous circuit. We consider here the supply voltage (Vdd)
and the clock period (Tclk). Generally speaking, the supply
voltage affects the energy consumption, while the clock period
affects the decoding time, or latency. The energy and latency
are also affected by the choice of code ensemble, since the
number of operations to be performed depends on the node
degrees. The operating parameters of a decoder are denoted
as a vector γ = [Vdd, Tclk].
The decoding of LDPC codes proceeds in an iterative
fashion, and it is therefore possible to adjust the operating
parameters on an iteration-by-iteration basis. In practice, this
could be implemented in various ways, for example by using
a pipelined sequence of decoder circuits, where each decoder
is responsible for only a portion of the decoding iterations.
It is also possible to rapidly vary the clock frequency of a
given circuit by using a digital clock divider circuit [33]. We
denote by γ the sequence of parameters used at each iteration
throughout the decoding, and we use γ = [γN11 , γ
N2
2 , . . . ] to
denote a specific sequence in which the parameter vector γ1
is used for the first N1 iterations, followed by γ2 for the next
N2 iterations, and so on.
B. Objective
The performance of the LDPC code and of its decoder can
be described by specifying a vector P = (p(0)e , pres, Tdec),
where p(0)e is the output error rate of the communication
channel, pres the residual error rate of VN-to-CN messages
when the decoder terminates, and Tdec the expected decoding
latency.
The decoder’s performance P and energy consumption
E are controlled by γ. The energy minimization problem
can be stated as follows. Given a performance constraint
P = (a, b, c), we wish to find the value of γ that minimizes
E, subject to p(0)e = a, pres ≤ b, Tdec ≤ c. As in the standard
DE method, we propose to use the code’s computation tree
as a proxy for the entire decoder, and furthermore to use
the energy consumption of the test circuit described in Ap-
pendix B as the optimization objective. To be able to replace
the energy minimization of the complete decoder with the
energy minimization of the test circuit, we make the following
assumptions:
1) The ordering of the energy consumption is the same
for the test circuit and for the complete decoder, that
is, for any γ1 and γ2, ETEST(γ1) ≤ ETEST(γ2) implies
EDEC(γ1) ≤ EDEC(γ2), where ETEST(γ) and EDEC(γ) are
respectively the energy consumption of the test circuit
and of the complete decoder when using parameter γ.
2) The average message error rate in the test circuit and
in the complete decoder is the same for all decoding
iterations.
3) The latency of the complete decoder is proportional to
the latency of the test circuit, that is, if Tdec(γ) is the
latency measured using the test circuit with parameter
γ, the latency of the complete decoder is given by
βTdec(γ), where β does not depend on γ.
Assumption 1 is reasonable because the test circuit is very
similar to a computation unit used in the complete decoder.
The difference between the two is that the test circuit only
instantiates one full VNP, the remaining (dc − 1) VNPs
being reduced to only their “front” part (as seen in Fig. 8),
whereas the complete decoder has dc full VNPs for every
CNP. Assumption 2 is the standard DE assumption, which is
reasonable for sufficiently long codes. Finally, it is possible for
the clock period to be slower in the complete decoder, because
the increased area could result in longer interconnections
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between circuit blocks. Even if this is the case, the interconnect
length only depends on the area of the complete decoder,
which is not affected by the parameters we are optimizing,
and hence β does not depend on γ.
Clearly, if Assumption 1 holds and the performance of the
test circuit is the same as the performance of the complete
decoder, then the solution of the energy minimization is
also the same. The performance is composed of the three
components (p(0)e , pres, Tdec). The channel error rate p
(0)
e does
not depend on the decoder and is clearly the same in both
cases. Because of Assumption 2, the complete decoder can
achieve the same residual error rate as the test circuit when
p
(0)
e is the same. The latencies measured on the test circuit
and on the complete decoder are not necessarily the same, but
if Assumption 3 holds, and if we assume that the constant
β is known, then we can find the solution to the energy
minimization of the complete decoder subject to constraints
(p
(0)
e , pres, Tdec) by instead minimizing the energy of the test
circuit with constraints (p(0)e , pres, Tdec/β).
We also consider another interesting optimization problem.
It is well known that for a fixed degree of parallelism, energy
consumption is proportional to processing speed (represented
here by Tdec), which is observed both in the physical energy
limit stemming from Heisenberg’s uncertainty principle [34],
as well as in practical CMOS circuits [35]. In situations
where both throughput normalized to area and low energy
consumption are desired, optimizing the product of energy
and latency or energy-delay product (EDP) for a fixed circuit
area can be a better objective. In that case the performance
constraint is stated in terms of P = (p(0)e , pres), and the opti-
mization problem becomes the following: given a performance
constraint P = (a, b), minimize E(γ) · Tdec(γ) subject to
p
(0)
e = a, pres ≤ b, and a fixed circuit area.
C. Dynamic Programming
To solve the iteration-by-iteration energy and EDP mini-
mization problems stated above, we adapt the “Gear-Shift”
dynamic programming approach proposed in [21]. The orig-
inal method relies on the fact that the message distribution
has a 1-D characterization, which is chosen to be the error
probability. By quantizing the error probability space, a trellis
graph can be constructed in which each node is associated with
a pair (p˜(t)e , t). Quantized quantities are marked with tildes. A
particular choice of γ corresponds to a path P through the
graph, and the optimization is transformed into finding the
least expensive path that starts from the initial state (p˜(0)e , 0)
and reaches any state (p˜(t)e , t) such that p˜
(t)
e ≤ pres and the
latency constraint is satisfied, if there is one. Note that to
ensure that the solutions remain achievable in the original
continuous space, the message error rates p(t)e are quantized
by rounding up. To maintain a good resolution at low error
rates, we use a logarithmic quantization, with 1000 points per
decade.
In the case of a faulty decoder, we want to evaluate the
decoder’s progress by tracking a complete message distribution
using DE, rather than simply tracking the message error
probability. In this case, the Gear-Shift method can be used as
an approximate solver by projecting the message distribution
pi(t) = φ(µ
(t)
i,j |xi = 1) onto the error probability space. We
refer to this method as DE-Gear-Shift. Any path through the
graph is evaluated by performing DE on the entire path using
exact distributions, but different paths are compared in the
projection space. As a result, the solutions that are found
are not guaranteed to be optimal, but they are guaranteed to
accurately represent the progress of the decoder.
In the DE-Gear-Shift method, a path P is a sequence
of states {pi(t)}. As in the original Gear-Shift method, any
sequence of decoder parameters γ corresponds to a path. We
denote the projection of a state onto the error probability space
as p(t)e = Θ(pi(t)). To each path P , we associate an energy
cost EP and a latency cost TP . A path ending at a state
pi(t) can be extended with one additional decoding iteration
using parameter γ by evaluating one DE iteration to obtain
pi(t+1) = fγ(pi
(t),pi(0)). Performing this additional iteration
adds an energy cost cγ(p˜
(t)
e , p
(0)
e ) and a latency cost Tγ to the
path’s cost. When optimizing EDP, we define the overall cost
of a path CP as CP = EP · TP . When optimizing energy
under a latency constraint, we define the path cost as a two-
dimensional vector CP = (EP , TP ).
We use the following rules to discard paths that are subop-
timal in the error probability space. Rule 1: Paths for which
the message error rate is not monotonically decreasing are
discarded. Rule 2: A path P with cost CP is said to dominate
another path P ′ with cost CP ′ if all the following conditions
hold: 1) an ordering exists between CP and C ′P , 2) CP ≤ C ′P ,
3) Θ(piP ) ≤ Θ(piP ′), where piP denotes the last state reached
by path P . The search for the least expensive path is performed
breadth-first. After each traversal of the graph, any path that
is dominated by another is discarded.
When the path cost is one-dimensional, the optimization
requires evaluating O(|Γ|Ns) DE iterations, where |Γ| is the
number of operating points being considered and Ns the
number of quantization levels used for p˜(t)e . This can be seen
from the fact that with a 1-D cost, Rule 2 implies that at most
one path can reach a given state p˜(t)e . Therefore, O(|Γ|Ns) DE
iterations are required for each decoding iteration. In addition,
upper bounds can be derived for the number of decoding
iterations spanned by the trellis graph in terms of the smallest
latency and energy cost of the parameters in Γ, and therefore it
is a constant that does not depend on |Γ| or Ns. On the other
hand, when the cost is two-dimensional, the number of DE
iterations could grow exponentially in terms of the number
of decoding iterations. However, even in the case of a 2-D
cost, an ordering exists between the costs of paths P and P ′
if (EP ≥ EP ′ ∧ TP ≥ TP ′) ∨ (EP ≤ EP ′ ∧ TP ≤ TP ′),
and in that case Rule 2 can be applied. In practice, for the
cases presented in this paper, the discarding rules allowed to
keep the number of paths down to a manageable level, even
when using a 2-D cost. Note that an alternative to the use of
a 2-D cost is to define a 1-D cost as CP = EP + κTP , and
to perform a binary search for the value of κ that yields an
optimal solution with the desired latency.
The algorithm can also be modified to search for parameter
sequences that have other desirable properties beyond minimal
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TABLE I
ENERGY AND EDP OPTIMIZATION RESULTS.
Standard Quasi-synchronous
Code Nom. Norm. p(0)e pres Latency Energy EDP Best energy Best EDP
family Tclk area † [ ns] [ pJ] [nJ · ns] [ pJ] [nJ · ns]
(3,6) 2.0 ns 1.066 0.12‡ ≤ 10−8 66 250 16.5 192 (-23%) 12.7 (-23%)
0.09 ≤ 10−8 22 68.2 1.50 45.0 (-34%) 0.98 (-35%)
(4,8) 2.0 ns 1.44 0.09 ≤ 10−8 18 98.5 1.77 74.9 (-24%) 1.33 (-25%)
(3,30) 3.0 ns 1.099 0.019‡ ≤ 10−8 84.0 883 74.2 605 (-31%) 48.6 (-35%)
2.5 ns 1.135 0.019‡ ≤ 10−8 70.0 916 64.1 664 (-28%) 46.5 (-27%)
3.0 ns 1.099 0.015 ≤ 10−8 39.0 306 11.9 196 (-36%) 7.35 (-38%)
2.5 ns 1.135 0.015 ≤ 10−8 32.5 324 10.5 214 (-34%) 6.92 (-34%)
(4,40) 3.0 ns 1.522 0.015 ≤ 10−8 27.0 364 9.83 224 (-38%) 5.93 (-40%)
† Cell area divided by the minimal area of the smallest decoder having the same code rate. ‡ Approx. threshold.
energy or EDP. For example, if the decoder is implemented
as a pipelined sequence of decoders, it can be desirable to
favor solutions that do not require the decoder to switch its
parameters too often. We can find good approximate solutions
by adding a penalty to EP when the algorithm used in the
current and next steps is different.
D. Results
We use DE-Gear-Shift to find good parameter sequences
γ for several regular ensembles with rates 12 and
9
10 . The
parameter space Γ consists of (Vdd, Tclk) points with Vdd from
0.70 V to 1.0 V in steps of 0.05 V and several Tclk values
depending on Vdd, in steps of 0.1 ns. The standard and quasi-
synchronous decoders use the same circuits. Parameter α in
(1) is set to α = 4 for the (3, 6), (3, 30), and (4, 40) decoders,
and to α = 2 for the (4, 8) decoder. The offset parameter C in
Alg. 1 is set to C = 2 for the (4, 40) decoder and to C = 1 for
all other decoders. As part of our best effort to design a good
standard circuit, in the case of the (3, 30) decoder we present
results for two circuits synthesized with different nominal Tclk
values. The standard circuit has a lower energy consumption
when synthesized with Tclk = 3 ns, while it has a lower EDP
when synthesized with Tclk = 2.5 ns.
We first run the DE-Gear-Shift solver without any path
penalties to obtain the best possible parameter sequences, for
both the energy and the EDP objectives. We also noticed
that in some cases, adding a small algorithm change penalty
allows to discover slightly better sequences. Note that when
the objective is EDP, there is no constraint on latency. These
results are summarized in Table I, where the energy is nor-
malized per check node. Overall, we see that significant gains
are possible while achieving the same channel noise, latency,
and residual error requirements. The synthesis results show
that increasing dv while keeping the rate constant leads to a
significant increase in circuit area. Despite this, increasing the
node degrees can result in a reduction of the EDP. For the
rate 910 ensembles, going from dv = 3 to dv = 4 decreases
EDP by 6.4% for a standard system, and by 14% for a quasi-
synchronous system. However this is not the case for the rate
1
2 ensembles, where dv = 3 has the smaller EDP. As expected,
we can also see that much more energy is required when the
channel quality is close to the ensemble’s threshold.
By applying a cost penalty to parameter switches, it is pos-
sible to find parameter sequences with few switches, without a
large increase in cost. For example, for a (3, 6) decoder starting
at p(0)e = 0.09, a single operating condition can provide a 32%
EDP improvement, using γ = [[0.8 V, 2.1 ns]11]. The proba-
bility of a non-zero deviation in that schedule ranges from
0.6% to 7.2%. In the case of a (3, 30) decoder synthesized
at a nominal Tclk = 2.5 ns, for p
(0)
e = 0.015 the sequence
γ = [[0.8 V, 2.5 ns]12, [1.0 V, 2.5 ns]] provides a 30% EDP
improvement, with non-zero deviation probabilities from 0 to
0.8%. For a (4, 40) decoder, the single-parameter sequence
γ = [[0.8 V, 2.8 ns]9] provides a 39% EDP improvement, with
non-zero deviation probabilities from 1.6 to 4.6%.
VI. CONCLUSION
We presented a method for the design of synchronous circuit
implementations of signal processing algorithms that permits
timing violations without the need for hardware compensation.
We introduced a model for the deviations occurring in LDPC
decoder circuits affected by timing faults that represent the cir-
cuit behavior accurately [29], while being independent of the
iterative progress of the decoder. In addition, we showed that
in order to use density evolution to predict the performance of
the faulty decoder, it is sufficient for the deviation model to
have a weak symmetry property, which is more general than
previously proposed sufficient properties.
We then presented an approximate optimization method
called DE-Gear-Shift to find sequences of circuit operating
parameters that minimize the energy or the energy-delay prod-
uct. The method is similar to the previously proposed Gear-
Shift method, but relies on density evolution rather than ExIT
charts to evaluate the average iterative progress of the decoder.
Our results show that the best energy or EDP reduction is
achieved by operating the circuit with a large number of
timing violations (often with an average probability of non-
zero deviation above 1%). Furthermore, important savings can
be achieved with few parameter switches, and without any
compromise on circuit area or decoding performance.
In this work, we only considered delay variations associ-
ated with the signal transitions at the input of the circuit.
While the energy savings that result from tolerating these
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variations are already significant, we ultimately see quasi-
synchronous systems as an approach for tolerating the large
process variations found in near-threshold CMOS circuits and
other emerging computing technologies, potentially enabling
energy savings of an order of magnitude. Furthermore, we
believe this approach can be extended to other self-correcting
algorithms, such as deep neural networks.
APPENDIX A
CAD WORKFLOW
The deviations and the energy consumption are measured di-
rectly on optimized circuit models generated by a commercial
synthesis tool (Cadence Encounter [36]). We use TSMC’s
65 nm process with the tcbn65gplus cell library [37]. In order
to provide a fair assessment of the improvements provided by
the quasi-synchronous circuit, we first synthesize a benchmark
circuit that represents a best effort at optimizing the metric
of interest, for example energy consumption. Since we do
not have a specific throughput constraint for the design, we
synthesize the benchmark circuit at the standard supply voltage
of the library (Vdd = 1.0V), while the clock period is chosen
as small as possible without causing a degradation of the target
metric. Second, we synthesize a nominal circuit that will serve
as the basis for the quasi-synchronous design. In this work,
we use a standard synthesis algorithm for the nominal circuit,
and in all the cases that we report on, the nominal and the
benchmark circuits are actually the same. Using a standard
synthesis method for the nominal circuit allows using off-the-
shelf tools, but is not ideal since the objective of a standard
synthesis algorithm (to make all paths only as fast as the
clock period) differs from the objective pursued when some
timing violations are permitted. For example, results in [38]
show that the power consumption of a circuit can be reduced
by up to 32% when the gate-sizing optimization takes into
account the acceptable rate of timing violations. Therefore it is
possible that our results could be improved by using a different
synthesis algorithm.
Once the circuit is synthesized, we perform a static timing
analysis of the gate-level model at various supply voltages.
All timing analyses (including at the nominal supply) are
performed using timing libraries generated by the Cadence
Encounter Library Characterization tool. We then use this
timing information in a functional simulation of the gate-level
circuit to observe the dynamic effect of path delay variations
and measure the deviation statistics. Any source of delay
variation that can be simulated can be studied, but in this
paper we focus on variations due to path activation, that is
the variations in delay caused by the different propagation
times required by different input transitions. Note that other
methods could be used to obtain the propagation delays, such
as the method described in [39] based on analytical models.
In addition to speeding up the characterization, such methods
allow considering the effect of process variations.
Power estimation is performed by collecting switching
activity data in the functional simulation and using the power
estimation engine in Cadence Encounter. However, because
the circuit is operated in a quasi-synchronous manner, the
clock period used to run the circuit is not necessarily the
same as the nominal clock period. When that is the case,
the power estimation generated by the synthesis tool can-
not be used directly. First, the switching activity recorded
during the functional simulation must be scaled so that it
corresponds to the nominal clock period. The tool’s power
estimation then reports the dynamic power Pdyn and the
static power Pstat. The dynamic energy consumed during one
clock cycle does not depend on the clock period, whereas
the static energy does. Therefore, the total energy consumed
during one cycle by the quasi-synchronous circuit is given
by Ecycle = PdynTclk,nom + PstatTclk, where Tclk,nom is the
nominal clock period and Tclk is the actual clock period used
to run the circuit.
APPENDIX B
TEST CIRCUIT MONTE-CARLO SIMULATION
A suitable test circuit for a row-layered decoder architecture
consists in implementing a single check node processor, as
well as the necessary logic taken from the variable node
processor block to send dv messages to the CNP, and receive
one message from the CNP. This test circuit is shown in
Fig. 8. It re-uses logic blocks that are found in the complete
decoder, ensuring the accuracy of the deviation and energy
measurements, and minimizing design time.
The test circuit is used to evaluate the decoder’s computation
tree (shown in Fig. 3a). The VNP with index 1, shown at
the top, is always mapped to the VN that is at the head of
the computation tree, while the VNPs at the bottom of the
figure are mapped to different VNs as the CNP is successively
mapped to each CN neighbor of the head VN.
At any given clock cycle, a VNP front block is mapped to a
particular VN i. For illustrative purposes, we simply index the
VN neighbors from 1 to dc, even if the VNs mapped to the
bottom VNPs actually change at each layer. Each VNP front
block takes as input the previous belief total of that VN Λ′i,
and the previous CN-to-VN message corresponding to layer
`, λ(t−1)i,J(i,`).
To perform the Monte-Carlo simulation, a VNP front circuit
block with index i must send a message µ(t)i , randomly
generated according to a 1-D normal distribution with error
probability p(t)e . However, the only inputs that are controllable
are Λ′i and λ
(t−1)
i,J(i,`). To simplify the Monte-Carlo simulation,
we disregard the true distribution of λ(t−1)i,J(i,`) and generate it
according to a 1-D normal distribution. We also introduce
another simplification: we assume that messages received at
a VN only modify the total belief at the end of the iteration,
as would be the case when using a flooding schedule. As a
result, the messages µ(t)i are identically distributed with error
rate parameter p(t)e for all `. Note that these simplifications
are not necessary, and they could be removed at the cost of a
slightly more cumbersome Monte-Carlo simulation.
To generate inputs with the appropriate distribution, we use
the fact that Λ′i = µ
(t)
i,J(i,`) + λ
(t−1)
i,J(i,`). On a cycle-free Tanner
graph, µ(t)i,J(i,`) and λ
(t−1)
i,J(i,`) are independent, but naturally
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Fig. 8. Block diagram of the test circuit.
Λ′i and λ
(t−1)
i,J(i,`) are not. Therefore, we generate µ
(t)
i,J(i,`) and
λ
(t−1)
i,J(i,`) and sum them to obtain Λ
′
i.
To complete the DE iteration, we want to measure an
extrinsic message belonging to the next iteration. Because
we assume a flooding schedule, this extrinsic message can
be obtained by summing any set of (dv − 1) messages in
the current iteration. To achieve this, we start a DE iteration
by setting Λ′1 ← 0 and λ(t−1)1,J(1,`) ← 0 for all `. The desired
extrinsic message then corresponds to the total belief output
of the circuit Λ(t)1 after dv − 1 layers have been evaluated.
Just like the processor used in the complete decoder, the
test circuit has one input and one output register, as well
as one internal pipeline register, for a latency of 3 clock
cycles. In order to keep the pipeline fed, several distinct
computation trees are evaluated in parallel during the Monte-
Carlo simulation.
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